

Refine Search

Search Results -

Term	Documents
(8 AND 21).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	2
(L21 AND L8).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	2

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L24

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Friday, August 04, 2006 [Printable Copy](#) [Create Case](#)

<u>Set Name</u> side by side	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L24</u>	L21 and l8	2	<u>L24</u>
<u>L23</u>	L21 and l7	4	<u>L23</u>
<u>L22</u>	L21 and l6	5	<u>L22</u>
<u>L21</u>	l5 and (single or one) near5 (writ\$5 or read\$3)	129	<u>L21</u>
<u>L20</u>	l2 and micro near1 controller\$1	9	<u>L20</u>
<u>L19</u>	l3 and micro near1 controller\$1	6	<u>L19</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L18</u>	l3 and micro near1 controller\$1	6	<u>L18</u>
<u>L17</u>	l5 and l8	10	<u>L17</u>
<u>L16</u>	l5 and l7	5	<u>L16</u>
<u>L15</u>	l5 and l6	6	<u>L15</u>

<u>L14</u>	l3 and l8	4	<u>L14</u>
<u>L13</u>	l3 and l7	8	<u>L13</u>
<u>L12</u>	l3 and l6	57	<u>L12</u>
<u>L11</u>	l2 and l8	18	<u>L11</u>
<u>L10</u>	l2 and l7	16	<u>L10</u>
<u>L9</u>	l2 and l6	94	<u>L9</u>
<u>L8</u>	(716/12-17)[CCLS]	2541	<u>L8</u>
<u>L7</u>	(712/14-18,35-37,38)![CCLS]	1344	<u>L7</u>
<u>L6</u>	(712/2-300)[CCLS]	12394	<u>L6</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L5</u>	L4 and micro near1 controller\$1	442	<u>L5</u>
<u>L4</u>	L1 and digital and analog\$5	12556	<u>L4</u>
<u>L3</u>	L2 and digital and analog\$5	173	<u>L3</u>
<u>L2</u>	L1 and (one or single) near3 register near4 writ\$4	450	<u>L2</u>
<u>L1</u>	(pld or fpga\$1 or pfga\$1 or logic near1 program\$5 or cell\$1) near17 (reconfigur\$6 or configur\$5)	77231	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((((fpga", pld, cell") <and> (reconfigur", configur") <and> function")<in>meta..."

Your search matched 19 of 1004 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.☒ e-mail

» Search Options

[View Session History](#)[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((((fpga", pld, cell") <and> (reconfigur", configur") <and> function")<in>metadata))<

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract[Select All](#) [Deselect All](#)

- ☐ 1. **Threshold properties of 1, 2 and 4 μ m multilayer magneto-resistive memory cells**
 Pohm, A.; Daughton, J.; Comstock, C.; Hah Yoo; Jae Hur;
[Magnetics, IEEE Transactions on](#)
 Volume 23, Issue 5, Sep 1987 Page(s):2575 - 2577
[AbstractPlus](#) | Full Text: [PDF](#)(280 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. **User-programmable gate arrays**
 Freeman, R.;
[Spectrum, IEEE](#)
 Volume 25, Issue 13, Dec. 1988 Page(s):32 - 35
 Digital Object Identifier 10.1109/6.19843
[AbstractPlus](#) | Full Text: [PDF](#)(468 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. **A cost effective time domain TV ghost canceling system simulator**
 Markhauser, C.P.;
[Consumer Electronics, IEEE Transactions on](#)
 Volume 39, Issue 4, Nov 1993 Page(s):745 - 753
 Digital Object Identifier 10.1109/30.267396
[AbstractPlus](#) | Full Text: [PDF](#)(404 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. **Reconfigurable pipelined 2-D convolvers for fast digital signal processing**
 Bosi, B.; Bois, G.; Savaria, Y.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
 Volume 7, Issue 3, Sept. 1999 Page(s):299 - 308
 Digital Object Identifier 10.1109/92.784091
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(588 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. **The Network Vehicle-a glimpse into the future of mobile multi-media**
 Lind, R.; Schumacher, R.; Reger, R.; Olney, R.; Yen, H.; Laur, M.; Freeman, R.;
[Aerospace and Electronic Systems Magazine, IEEE](#)
 Volume 14, Issue 9, Sept. 1999 Page(s):27 - 32
 Digital Object Identifier 10.1109/62.793450

[AbstractPlus](#) | Full Text: [PDF](#)(724 KB) IEEE JNL

[Rights and Permissions](#)

- ☐ **6. Optimizing register binding in FPGAs using simulated annealing**
 Avakian, A.; Ouass, I.;
[Reconfigurable Computing and FPGAs, 2005. ReConFig 2005. International Conference on](#)
 28-30 Sept. 2005 Page(s):8 pp.
 Digital Object Identifier 10.1109/RECONFIG.2005.27
[AbstractPlus](#) | Full Text: [PDF](#)(192 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **7. CODACS prototype: a platform-processor for CHIARA programs**
 Verdoscia, L.;
[Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International](#)
 4-8 April 2005 Page(s):8 pp.
 Digital Object Identifier 10.1109/IPDPS.2005.138
[AbstractPlus](#) | Full Text: [PDF](#)(416 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **8. A new architecture of EEPROM for high density and high reliability application**
 Regnier, A.; Laffont, R.; Bouchakour, R.; Mirabel, J.M.;
[Non-Volatile Memory Technology Symposium, 2004](#)
 15-17 Nov. 2004 Page(s):143 - 148
[AbstractPlus](#) | Full Text: [PDF](#)(1062 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **9. What next? A hardware operating system?**
 Groza, V.; Abielmona, R.;
[Instrumentation and Measurement Technology Conference, 2004. IMTC 04. Proceedings of the 21](#)
 Volume 2, 18-20 May 2004 Page(s):1496 - 1501 Vol.2
 Digital Object Identifier 10.1109/IMTC.2004.1351349
[AbstractPlus](#) | Full Text: [PDF](#)(526 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **10. A fault tolerant hardware based file system manager for solid state mass memory**
 Cardarilli, G.C.; Ottavi, M.; Pontarelli, S.; Re, M.; Salsano, A.;
[Circuits and Systems, 2003. ISCAS'03. Proceedings of the 2003 International Symposium on](#)
 Volume 5, 25-28 May 2003 Page(s):V-649 - V-652 vol.5
 Digital Object Identifier 10.1109/ISCAS.2003.1206396
[AbstractPlus](#) | Full Text: [PDF](#)(396 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **11. Stream-oriented FPGA computing in the Streams-C high level language**
 Gokhale, M.; Stone, J.; Arnold, J.; Kalinowski, M.;
[Field-Programmable Custom Computing Machines, 2000. IEEE Symposium on](#)
 17-19 April 2000 Page(s):49 - 56
 Digital Object Identifier 10.1109/FPGA.2000.903392
[AbstractPlus](#) | Full Text: [PDF](#)(544 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **12. Testing the configurability of dynamic FPGAs**
 Park, N.; Ruiwale, S.J.; Lombardi, F.;
[Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE International Symposium on](#)
 25-27 Oct. 2000 Page(s):311 - 319
 Digital Object Identifier 10.1109/DFTVS.2000.887171
[AbstractPlus](#) | Full Text: [PDF](#)(464 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **13. Creating applications in RCADE**

Hazelwood, K.; Ligon, W.B., III; Monn, G.; Pothen, N.; Sass, R.; Stanzione, D.; Underwood, K.D.;
[Aerospace Conference, 1999. Proceedings, 1999 IEEE](#)
 Volume 2, 6-13 March 1999 Page(s):337 - 349 vol.2
 Digital Object Identifier 10.1109/AERO.1999.793180
[AbstractPlus](#) | Full Text: [PDF](#)(1536 KB) [IEEE CNF](#)
[Rights and Permissions](#)



14. An ASIC library granular DRAM macro with built-in self test

Dreibelbis, J.; Barth, J., Jr.; Kho, R.; Kalter, T.;
[Solid-State Circuits Conference, 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE Interna](#)
 5-7 Feb. 1998 Page(s):74 - 75, 416
 Digital Object Identifier 10.1109/ISSCC.1998.672381
[AbstractPlus](#) | Full Text: [PDF](#)(888 KB) [IEEE CNF](#)
[Rights and Permissions](#)



15. Towards the realistic "virtual hardware"

Shibata, Y.; Miyazaki, H.; Xiao-Ping Ling; Amano, H.;
[Innovative Architecture for Future Generation High-Performance Processors and Systems, 1997](#)
 22-24 Oct. 1997 Page(s):50 - 55
 Digital Object Identifier 10.1109/IWIA.1997.670407
[AbstractPlus](#) | Full Text: [PDF](#)(768 KB) [IEEE CNF](#)
[Rights and Permissions](#)



16. Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures

Peterson, J.B.; O'Connor, R.B.; Athanas, P.M.;
[FPGAs for Custom Computing Machines, 1996. Proceedings, IEEE Symposium on](#)
 17-19 April 1996 Page(s):178 - 187
 Digital Object Identifier 10.1109/FPGA.1996.564821
[AbstractPlus](#) | Full Text: [PDF](#)(848 KB) [IEEE CNF](#)
[Rights and Permissions](#)



17. SOP: a reconfigurable massively parallel system and its control-data-flow based compiling

Yamauchi, T.; Nakaya, S.; Kajihara, N.;
[FPGAs for Custom Computing Machines, 1996. Proceedings, IEEE Symposium on](#)
 17-19 April 1996 Page(s):148 - 156
 Digital Object Identifier 10.1109/FPGA.1996.564793
[AbstractPlus](#) | Full Text: [PDF](#)(716 KB) [IEEE CNF](#)
[Rights and Permissions](#)



18. The Splash 2 software environment

Arnold, J.M.;
[FPGAs for Custom Computing Machines, 1993. Proceedings, IEEE Workshop on](#)
 5-7 April 1993 Page(s):88 - 93
 Digital Object Identifier 10.1109/FPGA.1993.279475
[AbstractPlus](#) | Full Text: [PDF](#)(436 KB) [IEEE CNF](#)
[Rights and Permissions](#)



19. Configurable array logic technology at the chip and board level

Kean, T.A.;
[User-Configurable Logic - Technology and Applications, IEE Colloquium on](#)
 1 Mar 1991 Page(s):3/1 - 3/3
[AbstractPlus](#) | Full Text: [PDF](#)(80 KB) [IEEE CNF](#)